|  |   |                   | }  |                |                       | Sheet 1 of 3          |
|--|---|-------------------|--|----------------|-----------------------|-----------------------|
| <u> </u>   | PTO-1449 (Modified)                           |                   | ATTY. DOCKET NO. P043D2C2C                                   | SERIAL N       | NUMBER<br>09/252,991  |                       |
| U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT BY APPLICANT |   |                   | APPLICANT(S) FARMWA  | LD ET AL.      |                       | PATER                 |
|  |   |                   | FILING DATE<br>FEBRUARY 19, 1999                             | GROUP A        | ART UNIT<br>NOT ASSIG | ASE.                  |
|  |   | U.S               | . PATENT DOCUMENTS   |                |                       |                       |
| EXAMINER<br>INITIALS   | DOCUMENT<br>NUMBER                            | DATE              | NAME //  | CLASS          | SUB<br>CLASS          | FILING<br>DATE        |
|  | 4,445,204                                     | 04/24/84          | Nishiguchi   |                |                       |                       |
|  | 4,821,226                                     | 04/11/89          | Christopher et al.   |                |                       |                       |
|  | 4,882,712                                     | 11/21/89          | Onno et. al.   |                |                       |                       |
|  | 4,951,251                                     | 08/21/90          | Yamaguchi et al.   |                |                       |                       |
|  | 4,928,265                                     | 12/29/92          | Beighe et al.  |                |                       |                       |
|  | 5,107,465                                     | 04/21/92          | Fung et al.  |                |                       | ,                     |
| •  | 4,206,833                                     | 04/27/93          | Lee  |                |                       |                       |
| * **   | 4,953,128                                     | 08/28/90          | Kawai et al.   |                |                       |                       |
|  | · · · · · · · · · · · · · · · · · · ·         | FORE              | IGN PATENT DOCUMENTS   |                | _l                    | <u> </u>              |
| EXAMINER   | DOCUMENT                                      | VJ /              | COUNTRY  | CLASS          | SUB<br>CLASS          | TRANSLATION<br>YES/NO |
| INITIAL  | NUMBER  | DATE              | COUNTRI  | CLASS          | CLASS                 |                       |
|  | 000000  |                   | 1 1' - A di T'dl. D.A. Dodinord                              | Dance Etc.)    | 1                     | <u>.</u>              |
|  | T.L. Jeremiah et. al., "                      | SYNCHRONOU:       | cluding Author, Title, Date, Pertinent I                     | I/O CHANN      | EL," IBM T            | ech. Disc.            |
|  | pp. 562-567 (Oct. 198                         | K CMOS PROM       | with Polysilicon Fusible Links", IEEE Jour                   |                |                       |                       |
|  | A. Yuen et. al., "A 32 vol. 24 No. 1, pp. 57- | K ASIC Synchron   | ous RAM Using a Two-Transistor Basic C                       | ell", IEEE Jou | mal of Solid          | State Circuits,       |
|  |   | 11-ns 8Kx18 CN    | IOS Static RAM with 0.5-μm Devices", IE                      | EE Journal of  | Solid State C         | Circuits, vol.        |
|  | T. Williams et. al., "A                       | n Experimental 1- | Mbit CMOS SRAM with Configurable Or<br>1085-1094 (Oct. 1988) | ganization and | Operation",           | IEEE Journal          |
|  |   |                   |  |                |                       |                       |
|  | , wi  |                   |  |                |                       |                       |

| U.S. PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT  BY APP | PTO-1449 (Modified)   |   |                        | ATTY.        | DOCKET NO.<br>P043D2C2C       | SERIAL N          | NUMBER<br>09/252,99 | 7                 |           |  |
|--|---|---|------------------------|--------------|-------------------------------|-------------------|---------------------|-------------------|-----------|--|
| U.S. PATENT DOCUMENTS  U.S. PATENT DOCUMENTS  U.S. PATENT DOCUMENTS  U.S. PATENT DOCUMENTS  EXAMINER NUMBER DOCUMENT DATE NAME CLASS CLASS DATE  S,140,688 08/18/92 White et al.  5,018,111 05/21/91 Madland  4,734,880 03/29/88 Collins  4,183,095 01/08/80 White et al.  5,016,226 05/14/91 Hiwayifi et al.  5,016,226 05/14/91 Hiwayifi et al.  5,109,498 04/28/92 Kamiya et al.  FOREIGN PATENT DOCUMENTS  EXAMINER NUMBER DOCUMENT (Including Author, Title, Date, Pertinent Pages, Etc.)  D Jones, "Synchronous-diatic ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)  F. Miller et al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87 Conference Reford, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987  K. Ohia, "A'-Mibit DRAM with 33-MHz Serial I/O Ponts", IEEE Journal of Solid State Circuits, vol.23 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et al., "A 3-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits vol.25 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et al., "A 128 (So.5 ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 669 and not  |   |   |                        | APPLICANT(S) |                               |                   |                     |                   |           |  |
| EXAMINER NUMBER NITIALS  DOCUMENT NUMBER S,140,688  08/18/92  White et al.  5,018,111  05/21/91  Madland  4,734,880  03/29/88  Collins  4,183,095  1/08/80  1/08/80  4,975,872  12/04/90  4,975,872  12/04/90  Mamiya et al.  5,109,498  04/28/92  Mamiya et al.  5,109,498  O/4/28/92  Mamiya et al.  DOCUMENT NUMBER  DOCUMENT NUMBER  CLASS  CLASS  TRANSALTION TYES/90  TRANSALTION TYES/90  CLASS  TRANSALTION TYES/90  TRANSALTION TYES/90  TRANSALTION TYES/90  TRANSALTION TYES/90  CLASS  TRANSALTION TYES/90  TRANSALTION THE DOCUMENTS TO THE DOCUMENTS TO THE DOCUMENTS TO THE DOCUMENTS TO THE DOCUMENTS TRANSALTION THE DOCUMENT | INFORMAT  |   | `ATEMENT               | FILING       |                               | GROUP A           |                     | GNED              |           |  |
| NUMBER NOUMER NOUMER NOUMER S, 140,688 08/18/92 White et al.  5,140,688 08/18/92 White et al.  5,018,111 05/21/91 Madland  4,734,880 03/29/88 Collins  4,975,872 12/04/90 Mard A,975,872 Mard A,975,87 |   |   | U.S                    | . PATEN      | T DOCUMENTS                   |                   |                     | /                 |           |  |
| S,140,688 08/18/92 White et al.  5,018,111 05/21/91 Madland 4,734,880 03/29/88 Collins 4,183,095 01/08/80 White et al. 4,975,872 12/04/90 White et al. 5,016,226 05/14/91 Hiwads et al. 5,016,226 05/14/91 Hiwads et al. 5,109,498 04/28/92 Kamiya et al.  FOREIGN PATENT DOCUMENTS  EXAMINER NUMBER CLASS CLASS CLASS CLASS CLASS  OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)  D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)  F. Miller et. al., "High FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87 Conference Reford, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987  K. Ohta, "A'l-Mbit DRAM with 33-MHz Serial J/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 1, pp. 100-108 (Feb. 1990)  K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 22 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not   |   |   | DATE                   |              | NAME                          | CLASS             |                     |                   |           |  |
| 4,734,880 03/29/88 Collins  4,183,095 01/08/80  4,975,872 12/04/90  5,016,226 05/14/91 Hiwads et al.  5,109,498 04/28/92 Kamiya et al.  FOREIGN PATENT DOCUMENTS  EXAMINER NUMBER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)  D. Jones, "Synchronouy-static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)  F. Miller et. al., "MGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87  Conference Record, pp. 430-432 Chicago, IL., USA; 15-17 Sept. 1987  K. Oha, "A'-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)  K. Nogamiet al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not   | INTIALS   |   | 08/18/92               |              | White et al.                  |                   | 7                   | }                 |           |  |
| 4,183,095 01/08/80  4,975,872 12/04/90  5,016,226 05/14/91 Hiwada et al.  5,109,498 04/28/92 Kamiya et al.  FOREIGN PATENT DOCUMENTS  EXAMINER INITIAL  DOCUMENT NUMBER CLASS  OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)  D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)  F. Miller et al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87  Conference Record, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987  K. Ohta, "A'1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Ogt/1986)  K. Nogami et al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not   |   | 5,018,111   | 05/21/91               |              | Madland                       |                   |                     |                   |           |  |
| 4,975,872  12/04/90  4,975,872  12/04/90  Kamiya et al.  5,109,498  04/28/92  Kamiya et al.  FOREIGN PATENT DOCUMENTS  EXAMINER INITIAL  DOCUMENT NUMBER  DOCUMENT SUB CLASS  CLASS  CLASS  CLASS  CLASS  CLASS  CLASS  CLASS  OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)  D. Jones, "Synchronous-static ram", Electronics and Wireless World, vol.93, no. 1622, pp. 1243-4 (Dec. 87)  F. Miller et. al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87 Conference Reford, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987  K. Ohta, "A'1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)  K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et. al., "A 128k 6.51s Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not   |   | 4,734,880   | 03/29/88               |              | Collins                       |                   |                     | ļ<br>i            |           |  |
| 5,016,226  5,109,498  04/28/92  Kamiya et al.  FOREIGN PATENT DOCUMENTS  EXAMINER INITIAL  DOCUMENT NUMBER  DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)  D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)  F. Miller et. al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87 Conference Record, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987  K. Ohta, "A'1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Ock 1986)  K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not  |   | 4,183,095   | 01/08/80               |              | (Ward)                        |                   |                     |                   |           |  |
| FOREIGN PATENT DOCUMENTS  EXAMINER INITIAL  DOCUMENT DOCUMENTS  COUNTRY  CLASS  SUB  TRANSLATION VESSOR  OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)  D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)  F. Miller et. al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87  Conference Record, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987  K. Ohta, "A'I-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)  K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)  f. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not   |   | 4,975,872   | 12/04/90               | 1            | Zaiki                         |                   |                     |                   |           |  |
| EXAMINER INITIAL DOCUMENT DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)  D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)  F. Miller et. al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87 Conference Reford, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987  K. Ohta, "A'l-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)  K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 21 No. 1, pp. 100-108 (Feb. 1990)  f. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not   |   | 5,016,226   | 05/14/91               | ΛΛ           | Hiwada et al.                 |                   |                     |                   |           |  |
| EXAMINER INITIAL  DOCUMENT NUMBER  DATE  COUNTRY  CLASS  CLASS  TRANSLATION VESTAGO  CLASS  OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)  D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)  F. Miller et. al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87  Conference Record, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987  K. Ohta, "A'I-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)  K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not  |   | 5,109,498   | 04/28/92               | 1/6          | Kamiya et al.                 |                   |                     |                   |           |  |
| DOCUMENT NUMBER  OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)  D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)  F. Miller et. al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87 Conference Record, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987  K. Ohta, "A'1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)  K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not  |   |   | /  <br>FORE            | U<br>IGN PAT | ENT DOCUMENTS                 |                   |                     |                   |           |  |
| OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)  D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)  F. Miller et. al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87 Conference Record, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987  K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)  K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not   |   | DOCUMENT  | DATE                   |              | COUNTRY                       | CLASS             |                     | TRANSLA'<br>YES/N | TION<br>O |  |
| D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)  F. Miller et. al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87 Conference Record, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987  K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)  K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not   | HAIME   | . TORIBER   |                        |              |                               |                   |                     |                   |           |  |
| D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)  F. Miller et. al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87 Conference Record, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987  K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)  K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not   |   | OTHER D   | OCUMENTS (I            | ncluding A   | author, Title, Date, Pertine  | ent Pages, Etc.)  |                     |                   |           |  |
| Conference Record, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987  K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)  K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not  |   | D. Jones, "Synchronous  | us static ram", Ele    | ectronics ar | nd Wireless World, vol.93, no | o.1622, pp. 1243- | 4 (Dec. 87)         |                   |           |  |
| K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)  K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not   |   | F. Miller et. al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87                               |                        |              |                               |                   |                     |                   |           |  |
| K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)  F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not  |   | K. Ohta, "A1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-   |                        |              |                               |                   |                     |                   |           |  |
| F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)  M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not  |   | K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, |                        |              |                               |                   |                     |                   |           |  |
| M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference  EXAMINER  DATE CONSIDERED  EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not  | F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits |   |                        |              |                               |                   |                     |                   |           |  |
| EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not   |   | M. Kimoto, "A 1.4ns/  | 89)<br>64kb RAM with 8 | 35ps/3680    | Logic Gate Array", 1989 IEE   | EE Custom Integra | ated Circuits       | Conference        | ce        |  |
| EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not   | <u> </u>  | <u></u>   |                        |              | · ·                           | <del></del>       |                     |                   |           |  |
| EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.   | EXAMINER  |   |                        |              | DATE CONSIDERED               |                   |                     | •                 |           |  |
| considered. Include copy of this form with next communication to applicant.  | EXAMINER:   | Initial citation if reference   | ce was considered      | I. Draw li   | ne through citation if not in | conformance to N  | APEP 609 an         | d not             |           |  |
| ·  | considered. In  | clude copy of this form   | with next commu        | mication to  | аррисапт.                     |                   |                     |                   |           |  |

| PTO-1 | 1449 | (Modified) |
|-------|------|------------|
|       |      |            |

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE ATTY. DOCKET NO. P043D2C2C SERIAL NUMBER 09/252,997

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

**FILING DATE** FEBRUARY 19, 1999

GROUP ART UNIT

Sheet 3 of 3

U.S. PATENT DOCUMENTS

|                      |                    | 0.5, 1   | ATENT DOCUMENTO    |       |              |                |
|----------------------|--------------------|----------|--------------------|-------|--------------|----------------|
| EXAMINER<br>INITIALS | DOCUMENT<br>NUMBER | DATE     | NAME               | CLASS | SUB<br>CLASS | FILING<br>DATE |
| 2                    | 4,807,189          | 02/21/89 | Pinkham et al.     |       |              |                |
|                      | 4,092,665          | 05/30/78 | Saran              |       |              |                |
|                      | 4,799,199          | 01/17/89 | Scales, III et al. |       |              |                |
|                      | 5,142,637          | 09/25/92 | Harlin et al.      |       |              |                |
|                      | 5,148,523          | 09/15/92 | Harlin et al.      |       |              |                |
|                      | 4,954,987          | 09/04/90 | Auvinen et al.     |       |              |                |
|                      | 4,675,850          | 06/23/87 | Nakano et al.      |       |              |                |
|                      | 4,788,667          | 05/22/90 | Higuchi            |       |              |                |
|                      | 4,937,734          | 06/26/90 | Bechtolsheim       |       |              |                |
|                      | 4,680,738          | 07/14/87 | V Tam              |       |              |                |

FOREIGN PATENT DOCUMENTS

| EXAMINER<br>INITIAL | DOCUMENT<br>NUMBER | TE / | COUNTRY | CLASS | SUB<br>CLASS | TRANSLATION<br>YES/NO |
|---------------------|--------------------|------|---------|-------|--------------|-----------------------|
|                     |                    |      |         |       |              |                       |

IMPNTS (Including Author Title Date Pertinent Pages, Etc.)

| OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, Etc.)  |
|---|
| D. Wendell et. al. "A 3.5ns, 2Kx9 Self Timed SRAM", 1990 IEEE Symposium on VLSI Circuits (Feb 1990)   |
| M. Bazes et. al., "A Programmable NMOS DRAM Controller for Microcomputer Systems with Dual-Port Memory and Error Checking and Correction", IEEE Journal of Solid State Circuits, vol. 18 No. 2, pp. 164-172 (Apr. 1983) |
| R. Schmidt, A memory Control Chip fo Formatting Data into Blocks Suitable for Video Applications", IEEE Transactions on Circuits and Systems, vol. 36, No. 10 (Oct. 1989)   |
| D. K. Morgan "The CVAX CMCTL - A CMOS Memory Controller Chip", Digital Technical Journal, No. 7 (Aug. 1988)   |
| T.C. Poon et. al., "A CMOS DRAM-Controller Chip Implementation", IEEE Journal of Solid State Circuits, vol. 22 No. 3, opp. 491-494 (June 1987)  |
| -K. Numata et. al. "New Nibbled-Page Architecture for High Density DRAM's", IEEE Journal of Solid State Circuits, vol. 24 No. 4, pp. 900-904 (Aug. 1989)  |

| EVA   | MINER |  |
|-------|-------|--|
| C.X.A | MINCK |  |

DATE CONSIDERED

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.